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Abstract—The increasing demands for computing performance
have been a reality regardless of the requirements for smaller and
more energy efficient devices. Throughout the years, the strategy
adopted by industry was to increase the robustness of a single
processor by increasing its clock frequency and mounting more
transistors so more calculations could be executed. However,
it is known that the physical limits of such processors are
being reached, and one way to fulfill such increasing computing
demands has been to adopt a strategy based on heterogeneous
computing, i.e., using a heterogeneous platform containing more
than one type of processor. This way, different types of tasks
can be executed by processors that are specialized in them.
Heterogeneous computing, however, poses a number of challenges
to software engineering, especially in the architecture and deploy-
ment phases. In this paper, we conduct an empirical study that
aims at discovering the state-of-the-art in software architecture
for heterogeneous computing, with focus on deployment. We
conduct a systematic mapping study that retrieved 28 studies,
which were critically assessed to obtain an overview of the
research field. We identified gaps and trends that can be used by
both researchers and practitioners as guides to further investigate
the topic.
Index Terms—software architecture, heterogeneous computing,
software deployment
I. INTRODUCTION
The demands for computing performance keep increasing.
Especially in the domain of cyber-physical systems, there is a
large amount of data to be processed and critical requirements
to be satisfied. Throughout the years, the hardware industry
has aimed at increasing the processors’ clock frequency in
order to process more data. In this sense, the physical density
of the chips has been increased with the addition of more and
more transistors and therefore improving the capacity of the
processing unit (PU). However, we are reaching the physical
limit of processors with such strategy [1], uprising the need for
a different way to continue increasing hardware performance
in accordance to the also increasing software demands.
One way to handle such performance requirements is
through heterogeneous computing [2]. It refers to the use of
processors of different types in a computer system, such as
CPUs, GPUs and FPGAs. In software engineering, the goal
in employing heterogeneous computing is to decompose the
software system into comprehensive kernels and assign data
to processors that are specialized in them. For example, in
a computer system containing one CPU and one GPU as an
accelerator, the program control data may be processed by the
CPU while multiple floating-point calculations are processed
by the GPU. This strategy allows for better performance in
high-demand systems, but at the same time requires a robust
orchestration of hardware resources and the inherent software
complexity.
A key aspect in heterogeneous computing is software de-
ployment [3], through which the mapping between software
kernels and PUs is created. In addition to data types to be
processed, there are several other attributes to be taken into
consideration for the decomposition of the software system
and allocation onto PUs. Critical aspects include, for instance,
the proximity between PUs and bandwidth through which mes-
sages will be passed. Such a complex environment demands
a software architecture that accounts for these diverse aspects
while supporting software deployment on heterogeneous plat-
forms. The software architecture must enable the software to
take full advantage of the hardware resources, considering the
different nature of the available processors.
In this paper, we describe the conduction of a systematic
mapping study that aims at investigating the state-of-the-art
of software deployment on heterogeneous platforms, focusing
on the architecture discipline. Our intention is to provide an
overview of the research area, allowing both practitioners to
acknowledge approaches and researchers to abide to oppor-
tunities for future research. This systematic mapping study
gathers common practices while highlighting trends and gaps
in research.
This paper is derived from a larger study investigating
further aspects of software deployment on heterogeneous
platforms. Due to the importance of the architecture discipline
within the context of this topic, we present our findings
separately in the present paper.
The remainder of this paper is organized as follows. Sec-
tion II describes the background. Section III presents the
research method used in this study. Section IV provides the re-
sults after critically assessing the primary studies. In section V,
we discuss those results and reflect on their impact to the
research area. Section VI describes the threats to the validity
of this work. Section VII presents the related work. Finally,
in section VIII we conclude presenting our final remarks.
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II. BACKGROUND
The topic of heterogeneous computing has been increasingly
studied over the past few years, mainly due to the general con-
clusions that the combination of different types of processors
- rather than the choice between one over another - can bring
performance improvements. In our experience conducting this
systematic mapping study, we identified multiple definitions
to common terms used in this area of research. Thus, it is
important to clarify a few terms used in this paper in order to
avoid misconceptions.
Heterogeneous platform: Refers to a set of processing units
of different types within a computing system. We found
multiple studies that refer to this term in different ways.
Besides meaning different processors, we found that this term
also refers to platforms containing processors of the same
type, but with different capacities. For instance, a system that
includes 2 CPUs with a different number of cores and/or clock
frequencies is often called heterogeneous. Another situation
in which the term is commonly found is when the types and
further characteristics of the processors are omitted, being dis-
cussed only the difference in capacity of the PUs. For example,
strictly combinatorial problems that take into account a cost
formula and a few performance attributes of the processors in
order to determine the best deployment strategy. In this paper,
we only consider systems that clearly and explicitly include
processors of different types, such as CPUs, GPUs and FPGAs.
Software deployment: Refers to a stage within the software
engineering process in which the (ready to be executed) soft-
ware is placed onto the target hardware for execution. As we
conducted this review, we realized that the activities performed
in this stage are heavily influenced by activities in previous
stages in the software process. For instance, we learned that
one common way to realize deployment onto heterogeneous
platforms is by using a development framework, which needs
to be applied as soon as in the architecture phase. For this
reason, we extend the concept of deployment to include all
activities that are relevant throughout the software engineering
process to successfully execute software onto a heterogeneous
platform.
Software architecture: Refers to a discipline within the soft-
ware engineering process in which the structure of software
is defined. It contains entities - typically components and
connectors - that together represent the design of the system.
Further, the software architecture also defines rules through
which components communicate with each other. Although we
sometimes mention the hardware architecture, as it is relevant
to this topic of research, in this paper we focus primarily on
software architecture.
Given the aforementioned concepts, the scope of our study
sits primarily in the architecture design stage of the software
engineering process. We do not set boundaries for investigation
within a specific discipline, but are rather interested in the
causes and effects that activities have towards the software
architecture in heterogeneous computing environments.
III. RESEARCH METHOD
As previously mentioned, this paper is part of a larger
study that included aspects other than architecture in the
investigation of software deployment on heterogeneous plat-
forms. The process described here was conducted as part
of such study, with the difference that, for this study, we
selected only the papers referring to architecture and analyzed
them separately. As the goal is to identify the state-of-the-
art of software deployment on heterogeneous platforms, we
performed a literature review in the form of a systematic
Mapping Study (MS). MSs differ from classic Systematic
Literature Reviews in their broadness and depth [4], [5]. Rather
than having a narrow focus on the investigation, in this study
we aim at obtaining a broad overview of the research area
through categorizing papers and aspects within them.
This study followed the steps below, which were based on
the guidelines proposed in [6].
1) Definition of research question
2) Conduction of search
3) Screening of papers
4) Keywording using abstracts
5) Data extraction and mapping process
Prior to the definition of research questions, we composed
a Review Protocol 1 to thoroughly define the review process.
The document serves as a guide during the review and includes
information such as the motivation for a review, rationale to
the research questions, inclusion/exclusion criteria and facets
in which papers are categorized. All steps of the review
were documented to allow traceability between them and
enable reproducibility. Three researchers were involved in the
processes of defining and conducting the review. Multiple
meetings were held in order to align concepts, findings, and
validate partial results that were obtained individually.
In the following subsections, we describe the review steps.
A. Research question
From the goal of this study, we elaborated three research
questions that cover aspects of interest within the topic of
software deployment on heterogeneous platforms. The first
research question refers to the main concerns involved in
software deployment on heterogeneous platforms. From this
question we discovered the main reasons why software is
deployed on heterogeneous platforms, as well as the issues that
typically arise in the process. The second research question
refers to the approaches used to deploy software on heteroge-
neous platforms. This research question aimed at investigating
the current state-of-the-art concerning activities, procedures,
methods, approaches, and practices for deploying software on
heterogeneous platforms. The third research question is the
one we focus on this paper, and refers to the architecture
solutions for deploying software on heterogeneous platforms.
In other words, the main interest in this paper is related
to practices within the architectural discipline that allow for
1http://www.cse.chalmers.se/∼sica/phd/mappingstudy
software deployment on heterogeneous platforms. Thus, the
following research question was formulated:
• Which architecture solutions enable/support deployment
strategies for heterogeneous platforms?
With this research question we aim at exploring practices
or standards that are used in the architecture level of a system
containing a heterogeneous hardware platform. We considered
any type of architectural solution that was reported to be
used in such a heterogeneous context. We observed practices
performed during the architecture design of a system, with
focus on their implications to software deployment. In addition
to answering the research question, we analyzed a number
of aspects of each study in order to categorize them. Such
categorization allows for the creation of a map of the research
area, through which gaps and trends are visible.
B. Conduction of search
From the research questions, we extracted keywords and
formulated the search string that served as input to the selected
search engines. The search string is shown in Table I and
was iteratively adjusted through a set of pilot studies until
we obtained satisfactory results from the search engines. We
defined the string based on the combination of key terms
for the search: “software” OR synonyms, with “deployment”
OR synonyms, with “heterogeneous platforms” OR synonyms.
When available, we used the “advanced” or “expert” search
mode from the engine with an adapted version of the search
string as input, in order to fulfill particular syntax require-
ments. We selected six digital libraries that include peer-
reviewed studies and we judged to be the most relevant in
the field of computer science and software engineering.
TABLE I
SEARCH STRING
“software” OR “program” OR “programs” OR
“application” OR “applications”
AND
“deployment” OR “deploy” OR “deploying” OR
“installation” OR “install” OR “installing” OR
“allocation” OR “allocate” OR “allocating”
AND
(“heterogeneous” OR “multiple” OR “hybrid”)
AND
(“platforms” OR “processing units”)
We searched the following search engines: ACM Digital
Library2, Engineering Village3, IEEE Xplore4, ScienceDirect5,
Scopus6 and Web of Science7. The studies that were retrieved
from the search engines were confronted with the pre-defined
inclusion and exclusion criteria. These criteria were elaborated
in order to reflect the objectives of the review and attest the
relevance of the papers retrieved to this study.
2https://dl.acm.org/
3https://www.engineeringvillage.com/
4https://ieeexplore.ieee.org/
5https://www.sciencedirect.com/
6https://www.scopus.com/
7https://www.webofknowledge.com/
• Inclusion Criteria. The papers must explore practice, the-
ory, approaches or issues related to software deployment
on heterogeneous platforms. We do not limit the types
of processors that are discussed. When a study has been
published in more than one venue, the most complete
version was included. We consider full papers published
in conferences, journals and workshops published up to
(and including) 2017, written in English.
• Exclusion Criteria. Studies that do not address software
deployment on heterogeneous platforms were excluded.
Studies that mention software deployment, but do not
discuss any type of method, activity, experience, or
approach concerning means to deploy software were
also excluded. We also excluded papers that refer to
heterogeneous platforms in a sense other than a hardware
containing more than one type of processor. This study
does not cover heterogeneous distributed systems, e.g.,
high performance computers or Internet of the Things.
We excluded studies that were only available as abstracts,
PowerPoint presentations, tutorials, panels or demonstra-
tions. Finally, short papers (three pages or less) were also
excluded.
C. Screening of papers
The previously mentioned inclusion and exclusion criteria
were considered to screen the retrieved papers and finally
obtain the set of primary studies. The number of papers at
each stage of the screening process is shown in Figure 1.
The first iteration considered studies that were published up
to (and including) 2015. From the 2,205 results that were
obtained from the search engines, 345 were excluded for being
duplicates, PowerPoint presentations, PDFs with only a table
of contents, documents referring to patents, publisher news,
etc. The titles and abstracts of the remaining 1,860 were
independently checked by two researchers, whose analysis
resulted in 1,485 studies mutually marked for exclusion. The
authors carried out rounds of discussion to solve disagreements
regarding the inclusion or exclusion of the remaining 375
studies. Involving multiple researchers served as means to
reduce bias and calibrate the screening process. These rounds
resulted in 219 studies that were selected for full-text read and
further evaluation of the inclusion/exclusion criteria.
On this stage, by only reading titles and abstracts, the
actual meaning of the term “heterogeneous” was unclear for
79 studies. It was often necessary to check multiple sections
of these papers to grasp what was meant when the term was
used. Examples of meanings included but were not limited to:
(i) a hardware platform with different types of processors; (ii)
a hardware platform with two processors of the same type, but
with different speeds; and (iii) a set of computers with different
capacities. Since the scope of this MS only considers platforms
containing processors of different types, it was important to
check this parameter to determine which studies should have
been excluded and which should have been included. From the
79 papers checked, 14 referred to the setup we were interested
in. By reading full texts of the remaining 154 entries, we
Papers retrieved
2,205
Applying inclusion and
exclusion criteria
219
Full text read
100
Snowballing
116
Additional search  
(2015­2016)
146
Studies discussing
architecture concerns
28
Fig. 1. Screening of papers
verified that 100 addressed deployment and provided answers
to the RQs to some extent and fulfilled all inclusion criteria.
In order to minimize the threat of missing relevant studies in
the field, we also conducted the snowballing procedure [7]
and obtained an additional 16 studies, resulting in a total of
116 studies. A new search iteration was conducted in 2018,
restricted to studies published from 2015 to 2017. Studies
published in 2015 were also searched because we detected
a few cases in which the search engines had not indexed them
even after several months into 2016. This additional round
followed a screening procedure that included a check for 2015
duplicates, the application of inclusion/exclusion criteria, full-
text read, and snowballing, resulting in 31 studies. The results
of the two iterations we combined to form the set of 146
primary studies in the main study. Finally, we identified 28
studies that discuss the topic of architecture and are subjects
of evaluation in this work. They are hereby identified as P1,
P2, ... , P28, and their titles, authors and years of publication
are shown in Table V (Appendix).
D. Keywording using abstracts
The titles, abstracts and keywords of the selected studies
were submitted to a n-gram automated analysis, which results
are presented later in this paper. We developed a script that
processes the text and retrieves the most common 2-word and
3-word terms. These results were important for the authors
to acknowledge common terminologies in the field. We also
used the outcomes as hints concerning the directions which
research has been taking in the field.
E. Data extraction and mapping process
Once the papers were identified and common terms were
observed, we proceeded to full-text reading. This phase in-
volved two researchers independently reading, and then a
third researcher who resolved conflicts in understanding and
categorizing studies. For each entry, in addition to the infor-
mation that addressed the RQs, we collected data that allowed
the studies to be classified into a scheme. The classification
scheme takes into account both directly extracted data (e.g.,
number of citations) and information that depends on the
reader’s interpretation (e.g., research type classification). We
present the classification and the outcomes of this MS in the
following section.
The goal of the data extraction process was to collect
relevant data from the selected studies. Such data includes
evidence that (i) allowed the classification of studies into the
pre-set facets (e.g., contribution type), and (ii) contributed to
some extent in providing answers to the RQs. As the studies
were being analyzed, we searched for parts of the text that
would address the research questions and sub-questions, updat-
ing the spreadsheets accordingly. A new category was created
whenever the reasoning behind a particular text fragment did
not match the already existing categories.
IV. RESULTS
This section presents the results of the study, starting with
an overview of the research area through a classification
scheme. We show the distribution of papers according to their
publication years and type of research that was conducted.
Then, we discuss the types of processors found in the reported
studies and describe the results of the n-gram analysis on titles,
abstracts and keywords. Finally, we list the main purpose of
the included papers.
A. Classification scheme
Publication years. The search for papers was not restricted
to either a pre- or a post-defined publication time frame.
As shown in Figure 2, the included papers were published
within 2007-2017, which indicates that the research activity
in the field is reasonably recent. We also observe a slight
increase in the number of publications from the year 2012
when compared to the five previous years. The growth is
probably motivated by the increasing interest on the topic of
heterogeneous computing, triggered by the high demands for
performance on several domains.
Number of citations. In Table II, we present the 10 most
cited primary studies, as of October 2018. The numbers
were collected at the Scopus since all primary studies were
indexed in this digital library. Out of these studies, 3 were
published in Journals, 2 in Conferences, and 5 in Symposiums
or Workshops. The most cited paper, P12, describes a hetero-
geneous platform containing FPGAs, GPUs and CPUs using
a MapReduce framework.
TABLE II
STUDIES WITH THE MOST CITATIONS ACCORDING TO SCOPUS (AS OF OCT, 2018)
Citations Study ID and Title Year Format
83 [P12] Axel: A Heterogeneous Cluster with FPGAs and GPUs 2010 Symposium
45 [P16] Coordinating the use of GPU and CPU for improving performance of compute intensive applications 2009 Conference
35 [P1] A Compiler and Runtime for Heterogeneous Computing 2009 Symposium
24 [P24] dOpenCL: Towards uniform programming of distributed heterogeneous multi-/many-core systems 2013 Journal
15 [P17] Design and initial performance of a high-level unstructured mesh framework on heterogeneous parallel systems 2013 Journal
13 [P23] FPGA-GPU-CPU Heterogeneous Architecture for Real-time Cardiac Physiological Optical Mapping 2012 Conference
11 [P11] Automatic synthesis of embedded SW for evaluating physical implementation alternatives from UML/MARTE models supporting memory space separation 2014 Journal
8 [P19] Dynamic Reconfiguration of Tasks Applied to an UAV System Using Aspect Orientation 2008 Symposium
6 [P3] A Federated Simulation Environment for Hybrid Systems 2007 Workshop
6 [P5] A Scheduling and Runtime Framework for a Cluster of Heterogeneous Machines with Multiple Accelerators 2015 Symposium
Fig. 2. Number of publications throughout the years
Research type classification. In order to observe the type of
research that has been conducted in the field, we followed
the classification proposed in [8]. As shown in Table III,
the wide majority of the included studies conducted research
aiming at proposing solutions to a given problem. Only one
paper referred to evaluation research, aiming at assessing an
existing technique. These numbers indicate that the level of
maturity in the area is not high, being the priority the proposal
of solutions to problems, rather than reporting experiences,
validating approaches or evaluating existing solutions.
Types of processors. We identified that 15 out of the 28
included studies (53.5%), discussed heterogeneous hardware
platforms consisting of CPU in combination with GPU. In
4 other cases, the authors considered platforms containing
CPU, GPU and FPGA. In 3 studies, the authors reported
platforms consisting of CPU + FPGA. In 3 studies, the
platform consisted of CPU + GPU + other type of processor,
such as DSP or MIC. Other less common combinations were
found in 3 studies, such as the combination of general purpose
GPU, FPGA and MIC processors as reported in [9]. The
dominance of the CPU + GPU has also been identified through
our n-gram analysis, as described next.
N-gram analysis on titles, abstracts and keywords. The
titles, abstracts and keywords of the included studies were
gathered in a text file and automatically analyzed in order to
discover commonly used terms. The script performed both 2-
gram and 3-gram analysis on the text, disregarding common
natural language stop-words and irrelevant results such as the
words ”keyword” or ”conference”. The results in Table IV
show that CPUs and GPUs are common terms used together,
followed by terms related to quality attributes such as en-
ergy efficiency and performance. We can also observe a few
domain-specific terms and challenges related to the allocation
of tasks onto heterogeneous platforms.
Main purpose of included papers. To capture the main
purpose of the studies, we focused on phrases that are typically
included in the abstract, introduction and conclusion defining
the main purpose of a given study. The identified purposes
were diverse. Nine out of the 28 studies had the main purpose
to propose a framework, algorithm, implementation or tool.
On the other hand, 7 papers aimed at proposing a solution
related to the problem of load balancing, including workload
adjustment and resource management approaches. We iden-
tified 5 studies that aimed at either discussing or proposing
solutions directly referring to architectural concerns: P4 [10],
P11 [11], P22 [12], P23 [13] and P28 [9].
In P4, the authors propose a framework that allows ap-
plication domain experts to design the system. It includes
specification of non-functional requirements and a hardware-
software co-design environment that allows for a dynamic
mapping using different operational scenarios.
In P11, the authors propose a methodology that enables the
association between functional components in a given UML
model to specific memory spaces. In this sense, through their
approach it is possible to automatically allocate functional
codes to different resources. From a UML/MARTE standard
model, the approach allows for an exploration of different
allocation possibilities for software components.
In P22, the authors propose an emulation tool that con-
siders hardware information such as cache, memory and
inter-processor communication attributes. Through hardware
profiling, the approach provides a centralized interface for
adding new accelerators in the emulation tool and detecting
race conditions and performance analysis.
In P23, the authors propose a real-time architecture for
systems in the health domain (cardiac optical mapping). It
includes an optical mapping partitional analysis, and an ex-
perimentation setup featuring an NVIDIA GPU and a Xilinx
FPGA.
In P28, the authors propose an architecture that allows
for an automatic identification of hotspots in the application
code, at runtime, and generates corresponding binary code
to target the specific accelerator. The solution uses a just-
in-time compiler that works in collaboration with a resource
TABLE III
RESEARCH TYPE FACET AS PROPOSED IN [8]
Types Description Number of
papers
Solution
Proposal
A solution for a problem is proposed, the solution can be either novel or a significant
extension of an existing technique. The potential benefits and the applicability of the
solution is shown by a small example or a good line of argumentation.
27
Evaluation
Research
Techniques are implemented in practice and an evaluation of the technique is conducted.
Implementation of the technique is shown in practice (solution implementation) and the
consequences of the implementation in terms of benefits and drawbacks (implementation
evaluation) are demonstrated.
1
Experience
Papers
Experience papers explain what and how something has been done in practice. It has to
be the personal experience of the author.
0
Philosophical
Papers
These papers sketch a new way of looking at existing things by structuring the field in
form of a taxonomy or conceptual framework.
0
Opinion
Papers
These papers express the personal opinion of somebody whether a certain technique is
good or bad, or how things should be done. They do not rely on related work and research
methodologies.
0
Validation
Research
Techniques investigated are novel and have not yet been implemented in practice.
Techniques used are, for example, experiments i.e. work done in the lab.
0
TABLE IV
N-GRAM ANALYSIS ON TITLES, ABSTRACTS AND KEYWORDS
2-gram 3-gram
terms count terms count
“heterogeneous”, “platforms” 7 “CPU”, “+”, “GPU” 4
“CPUs”, “GPUs” 7 “flexibility”, “explore”, “computational” 3
“energy”, “efficiency” 7 “multicore”, “CPUs”, “GPUs” 3
“heterogeneous”, “systems” 7 “application”, “timing”, “constraints” 3
“embedded”, “systems” 6 “parallel”, “executable”, “patterns” 3
“runtime”, “system” 5 “unmanned”, “aerial”, “vehicles” 3
“system”, “performance” 5 “task”, “allocation”, “decisions” 3
“energy”, “consumption” 5 “timing”, “constraints”, “design” 3
“optical”, “mapping” 5 “race”, “condition”, “detection” 3
“unmanned”, “aerial” 4 “role”, “task”, “allocation” 3
management mechanism for dispatching applications onto the
heterogeneous platform.
B. Which architecture solutions enable/support deployment
strategies for heterogeneous platforms?
In the following subsections, we present the answer to the
main research question through two points of view: architec-
tural styles and architectural principles.
1) Architectural styles: Refer to principles that define a
family of such systems in terms of a pattern of substructural
organization [14]. In other words, the term is often associated
with patterns that respect a set of rules to facilitate and stan-
dardize the software system’s structure and communication.
a) Layered architectures: One solution to handle hetero-
geneity at the architectural level is using the layer pattern.
In P1, for instance, the message passing is orchestrated by a
dedicated communication layer that allows different processors
(senders/receivers) to be aware of the other parties’ desired
data format. When the communication channels are imple-
mented using such layered architecture strategy, developers
may be able to avoid low-level memory copy and managing
memory explicitly. However, the authors report that these
changes come at the cost of decreasing OS and virtual machine
portability.
Another study that uses a layered approach is P16, which
implementing an event executor layer that isolates the user
provided code from the specific hardware concerns. The map-
ping between threads and hardware devices occurs at runtime
by consulting a dedicated device scheduler.
Further, in P27, the authors propose a component architec-
ture consisting of five layers: component, ccaffeine framework,
deployment, resource management and heterogeneous plat-
forms. The resources management layer basically models and
monitors the resources, providing resource status information
to the deployment layer. In turn, the deployment layer creates
a deployment strategy to satisfy pre-defined requirements and
hardware characteristics.
b) Pipelined architectures: In P3, the authors propose a
performance-oriented environment that focuses on applications
that are represented as general data flow graphs. The applica-
tions are expressed in a specific language as dataflow graphs.
The approach bases the allocation strategy on the simulation of
executing these graphs. The authors highlight the importance
of simulation by using examples of application deployment on
FPGAs.
Another pipeline-oriented approach is presented in P23,
in which separate entities encapsulate computation groups.
The application domain to which the architecture is proposed
demands continuous execution of the system with a camera
input.
c) Master-slave architectures: In P13, the authors pro-
pose and evaluate an architecture based on the master-slave
principle. It supports multiple allocation policies and workload
adjustment techniques that are able to cope with load balancing
problems. The approach basically establishes a relationship in
which the slave(s) provide the master with relevant information
for allocation of tasks, such as their processing speed.
2) Architectural principles: Refer to practices within the
software engineering process that aid in the design of software
architectures. These principles define the baseline structure and
constraints the architectural design, as discussed next.
a) Separation of concerns: The architecture design ap-
proach presented in P4 makes use of a design space explo-
ration technique and is inspired by the Y-chart approach. The
Y-chart approach proposes a deliberate separation of concerns
related to the following aspects: application specification,
platform model, and mapping between them.
In P5, the architecture design separates computation units
from communication units using the concept of bulk syn-
chronous computing. Their approach takes a task-graph pre-
viously defined by the application to the set of resources.
Then, the load is balanced, the data exchange is abstracted and
reduced, and the latency is hidden by overlapping computation
and communication aspects.
b) Standardized architectures: A number of studies dis-
cuss the use of a dedicated architecture solution for hetero-
geneous systems. In P7, for instance, the authors follow the
guidelines and standards of hardware and software proposed
by the HSA foundation8. One of the most prominent decisions
in such architecture is the elimination of CPU-GPU data
transfer overhead by designing principles that allow these
processors to share the same data.
c) Aspect-oriented architectures: In P19 and in P20, the
architectures are defined following aspect-oriented principles.
The task allocation strategies are defined based on the profiling
of each task in different hardware scenarios. In this sense,
several elements of the application are affected by the results
of the task-resource mapping definition.
d) Dedicated communication structures: Since commu-
nication is a critical aspect in heterogeneous systems, one
common architectural design solution is to include a dedicated
entity to handle communication between different processing
units. In P14, the communication buses are annotated with
non-functional properties, which later considered in the allo-
cation process. In P21, the authors propose an architectural
solution based on a middleware that enables communication
8http://www.hsafoundation.com/
via a dedicated proxy. It uses queues between programs
written in different languages and amongst the heterogeneous
processors.
Regarding hardware structures, most studies reported PCIe
bus for communication, i.e., P2, P10, P12, P17, and P24.
V. DISCUSSION
The original search retrieved a very large number of papers,
and thus represented a rather difficult process to identify
relevant studies. We advocate the use of such a generic search
string, because when the term ”architecture” appeared in the
search string on our pilot studies, papers were omitted since
architectural concerns may be implicit. In terms of volume
of research, we believe the number of papers on the topic is
rather low when compared to the 146 originally retrieved in
the broader topic.
Along the conduction of search, we encountered a large
number of papers discussing hardware concerns. Those papers
were not included since the focus of our study was to focus on
the software issues, and more specifically architectural design
concerns. Another interesting finding is that approaches are
heavily based on existing frameworks, such as OpenCL, which
are arguably not easy to use. This represents a need for further
approaches, methods and techniques that don’t necessarily rely
on standardized solutions and their inherent limitations.
It is still very difficult to deploy software on some hardware
platforms, such as FPGAs. The lack of software infrastructure
and architectural solutions limits the popularity of heteroge-
neous systems using such types of processors.
From the research community, there is a possibility that
software architecture may not be the main concern, as in
multiple cases practitioners are attempting to realize hetero-
geneous platforms according to requirements. In this sense,
there are opportunities to put effort into new solutions that
can be derived from existing architectural principles.
A few patterns were identified; but in general, architectural
patterns might be realized in a high level of abstraction, while
the papers identified in this review are dealing with low level
problems. The development of systems aiming for execution at
heterogeneous platforms can be improved if architectures on a
high level of abstraction can be taken into account. Further, the
styles highlighted previously give emphasis to communication
(master-slave, pipeline), which is a fundamentally important
aspect on the type of systems discussed in this paper. Finally,
the most prominent architectural style that has been identified
through this study is the architecture based on layers. The
systems reported on the primary studies apply such strategy
in order to abstract the heterogeneity caused by the underlying
hardware.
Another interesting discussion is about the absence of
service oriented architectures (SOA). The styles identified are
mostly technology-oriented, instead of covering more loosely
distributed principles. The mapping study focused on specific
computation units, and SOA is used on distributed systems,
where heterogeneity is typically defined on software level,
instead of on hardware or computational level. It would be an
interesting question to address in the future: how are the styles
described in a higher abstraction level (SOA), and therefore
make a connection between concerns and the heterogeneous
executable units.
The focus of this work was on heterogeneous platforms,
unlike heterogeneous systems, such as high performance com-
puting and Internet of the Things. This paper did not address
these types of systems. It might be that for such systems
different types of architectural design solutions exist.
VI. THREATS TO VALIDITY
The threats to validity of this work are mostly related to the
search and data extraction processes. In systematic reviews
and mapping studies, there is a possibility that researchers
fail to retrieve all relevant papers in a given field. It can
be that some published papers that discuss the investigated
topic are neglected in the screening process due to search
engines limitations, or human error. We reduced the possi-
bility of missing such papers by conducting a process that
is strictly systematic, reproducible and includes well-defined
criteria for selecting studies. The entire review process was
extensively discussed, validated and executed by two or even
three researchers in order to reduce individual bias. Further,
the search was conducted in multiple points in time, in order to
cover papers that were possibly not yet available on databases,
i.e., when the search is conducted in January, there is a high
possibility that papers accepted in the end of the previous year
were still not indexed.
Regarding the extraction process, we attempted to read the
papers thoroughly in the search for information that addressed
the topic of our investigation. Due to the large amounts of
text, it is possible that relevant information was neglected.
In order to mitigate such risk, we collected several attributes
of the papers, in terms of meta-data, including their main
purpose. This allowed us to categorize the papers and more
easily discuss and validate among the researchers involved. We
believe that by covering the main purpose of each paper, the
core research idea and intention are captured, and therefore
we obtain a reasonable overview of the research field.
VII. RELATED WORK
In [2], the authors thoroughly investigated heterogeneous
computing techniques through a survey, including both soft-
ware and hardware aspects. Their work includes approaches
for workload partitioning and their uses against system per-
formance and energy consumption requirements. The study
reports an in-dept categorization of techniques that are used
throughout the development of heterogeneous computing sys-
tems, such as programming languages, development frame-
works and tools. However, their survey is limited to CPU-GPU
environments. As shown in the findings of our study, CPU-
GPU platforms represent today the majority of heterogeneous
computing platforms. There is a variety of approaches that
can be used when developing systems to be deployed on such
platforms. On the other hand, we believe that other types
of processors, such as FPGAs and DSPs are also gaining
importance in industry and will soon become more common
solutions in heterogeneous computing. FPGAs, for instance,
are capable of high computing power despite the present
difficulties in developing software to be executed on them. In
the future, we believe that more tools and approaches will be
available to decrease the upfront cost of implementing systems
for this type of processors.
Further, in [1], the authors conducted a study that aimed at
describing and analyzing the state-of-the-art in heterogeneous
computing. They investigated hardware, software tools and
algorithms used to develop systems that include processors of
different types, such as CPUs, GPUs and FPGAs. The authors
extensively describe the concerns related to developing sys-
tems for heterogeneous platforms, and included programming
languages for CPUs, GPUs and FPGAs. However, the term
architecture often referred to the hardware characteristics of
each processor type, and their impact on developing systems.
Our work differs from theirs in the sense that we focus on
software architectures and their implications to deployment
on heterogeneous platforms. We restricted our scope to the
software engineering process and how the software architec-
ture design supports the deployment on platforms that are
heterogeneous.
VIII. CONCLUSION
The potential of heterogeneous computing is starting to be
recognized by the community as one solution to achieve better
performance. This approach poses a number of challenges
especially on the software side, which is required to handle the
complexity of multiple types of architectures that will process
data. One key aspect of such environment is the software ar-
chitecture, which orchestrates processing and communication
by defining rules and enabling requirements to be satisfied.
In this paper, we conducted a systematic mapping study
on software architectures for heterogeneous computing. We
searched for literature to discover the state-of-the-art ap-
proaches in the field. The search was followed by a critical
analysis of the studies and the identification of gaps and trends
that can be explored in the future.
We found that a number of architectural design principles
are being used in order to implement such heterogeneous sys-
tems. However, we identified that only 5 out of the 28 studies
had their main purpose to propose methods specifically for
software architecture design in heterogeneous systems. This
represents the low maturity level of the field and highlights
the need for further investigations.
As future work, we intend to further investigate how the
complexity is dealt with on the architectural level and propose
software tools to be incorporated in the software engineering
process that will increase the feasibility of heterogeneous
computing.
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Table V: List of primary studies included in this paper.
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